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Abstract 
In sub-micron CMOS design, non-minimum length transistors 
offer the possibility of achieving excellent leakage control with- 
out the disadvantages of other known leakage control techniques. 
Preliminary analyses indicate that one can expect leakage reduc- 
tion by a factor of at  least 100 (and possibly orders of magnitude 
higher) with only modest increases in circuit area and switched 
capacitance. This paper briefly reviews related leakage cor~trol 
techniques, describes the McCMOS technique, and presents :sim- 
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1 Introduction 
The most aggressive high performance CMOS designs today require ex- 
tremely short channel transistors and low supply voltages close to 1V and 
lower in order to achieve maximum performance while keeping power and 
heat dissipation down to acceptable levels. A side effect of this progress 
has been the unavoidable use of low threshold transistors resulting in vastly 
increased leakage currents. Low power supply voltages force us to  use low 
threshold voltages in order to maintain performances since propagation de- 
v lay is roughly proportional to r h D ~ ~ , T e  for short channel devices. In addi- 
tion, short channel lengths naturally lead to low threshold voltage:; that are 
also subject to  considerable variation due to variations in dopant quanti- 
ties. I'vloreover, drain induced barrier lowering (VTH reduction proportional 
to IfDs) and dopant variations become more and more pronounced as chan- 
ne s are shortened. We propose the use of multiple channel lengths as a 
means of alleviating the large leakage currents that result from short channel 
effects. 
We have only been able to  identify one previous application of multiple 
channel length CMOS design [ I ] ,  but it was intended for multiple voltage 
apl>lications not leakage control. The voltages involved were 5V and 3.3V, 
supply voltages for which low threshold voltages and leakage control are not 
required. Researchers have docunlented other leakage control techniques that 
involve process nlodifications or use of bias voltages. One very effective ap- 
proach is the MTCNIOS (Multiple Threshold voltage CMOS) technique de- 
veloped by Mutoh and others [8,9]. In Mutoh's work, high and low threshold 
voltage devices are achieved by additional processing steps so as to obtain 
different doping levels in the channel of each transistor. The high threshold 
clfvices are placed between the power rails and the remaining lower thresh- 
old circuitry. When the high threshold devices are turned off (only during 
periods when the circuit is idle), leakage through the affected circuitry is 
reduced by orders of magnitude. Mutoh shows that the leakage ol' the high 
threshold device is on the order of of the leakage of a same sized low 
threshold device. Other techniques include control of threshold voltage by 
means of substrate bias [6, Fj], or by biasing the transistor source terminal [ lo] 
to  obtain I,kS < 0 and a slight increase in threshold voltage. 
2 McCMOS Technique 
We propose to use increased channel lengths wherever needed to colntrol leak- 
age current. The effect of channel length on threshold voltage (and leakage) 
has been well documented [7.2], demonstrating that VTH decreases rapidly as 
efrective channel length (LEPF)  is reduced. Usually this is viewed as a chal- 
lenge to overcome in an effort to  produce smaller devices. We propose that 
this behavior be exploited, where appropriate, to  increase threshold voltage 
and lower leakage. 
Figures 1 ,  2, and 3 present simulation results which demon:;trate the 
savings possible when channel lengths are increased. All of the transistors 
indicated were simulated in HSPICE using a BSIM model for a 0 . 5 ~  MOSIS 
process. The flat band voltage (VFBO) was adjusted to  simulate the effect of 
a reduced threshold voltage (approximately 0.25V). Three graph:; are pre- 
sented. Figure 1 presents IDS vs. VDs given IkS = 1..5V. This graph is used 
to  illustrate the relative current drive capabilities for the device dimerlsions 
t o  be compared. Figure 2 presents the subthreshold characteristic of each 
device. Here we can see the impace of LEFF on the subthresholcll current. 
Figure 3 presents the IDS of each device divided by the IDS for the refer- 
ence device (W=3u, L=0.5u). In the region where VGs < I /TH,  this graph 
indicates the factor of leakage savings (relative to  a 3u/0.5u device). We see 
that by increasing channel length alone from 0.511 to lu ,  we obtain a leakage 
sa,vings ratio on the order of 2.50 while reducing current drive bj. about i. 
Increasing width to compensate for performance loss still allows 11s a 100 
fold leakage improvement. The curves for a W = 1221, L = 4tr device show us 
that much greater savings are possible if we can tolerate the cost in area and 
capacitance. We anticipate much greater savings for smaller technologies on 
the order of 0 . 2 ~  and lower for which the DIBL effect is more severe than at  
0 . 3 ~ .  
Figure 1: I-V curves for different transistor dimensions 
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l?igure 2: Subthreshold cha.ra.cteristic for different transistor dimlensions 
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Leakage Savings Ratio (Idslldsref) vs. Vgs with Vds=l.SV 
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Figure 3: Leakage savings ratios relative to 3u/0.5u transistor 
From these graphs, we propose two design principles to exploit the channel 
length vs. leakage relationship. 
In the non-critical path of a circuit we should increase the channel 
length of at  least one transistor (preferably one with a high probabilit-y 
of being turned off) in each possible current path between I fDu and 
ground. 
In critical paths, apply the same technique but increase transistor width 
as necessary to  maintain performance. 
Clearly there are costs (area and switched capacitance) invo1vr.d in this 
technique, but they are modest in comparison to  other known techniques. 
Area costs should be no more than MTCMOS which requires the insertion of 
wide leakage control transistors. Area costs also should be mitigatt:d by the 
fact that the channel area of any single transistor in the pull down or pull 
up  path of a CMOS gate is a small fraction of the total gate area. Switching 
capacitance will also increase due to larger gates on some transistors. How- 
ever, McCMOS is intended for operating conditions for which leakage power 
(in the absence of leakage control) can equal or exceed switching power. Un- 
der such conditions, leakage power savings should far exceed the increase in 
switching power. 
The chief advantage of McCMOS over other leakage control techniques is 
simplicity. One merely needs to  lengthen the drawn channel length of selected 
tri~nsistors. This can be accomplished with existing CAD tools and existing 
single l/TH processes. Other techniques require either additional processing 
steps or additional bias control circuitry that would not otherwise be needed 
foi. CMOS design. Another significant advantage of McCMOS is the ability 
to  reduce leakage during both active and idle periods of circuit operation. 
3 Summary 
We propose McCMOS, a technique to control leakage by means of' multiple 
transistor channel lengths. Our preliminary results show that this technique 
offers leakage savings comparable to  other more costly technique:; without 
requirement for process changes or bias control circuitry. Furthernlore, Mc- 
CRdOS makes it convenient to  control leakage even when a circuit is active. It  
is c:xpected that  the benefits of this technique will only increase as ininimum 
feature sizes continue to  shrink. 
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